11 "Never use <avx10_2bf16intrin.h> directly; include <immintrin.h> instead."
16#ifndef __AVX10_2BF16INTRIN_H
17#define __AVX10_2BF16INTRIN_H
19typedef __bf16 __m128bh_u
__attribute__((__vector_size__(16), __aligned__(1)));
20typedef __bf16 __m256bh_u
__attribute__((__vector_size__(32), __aligned__(1)));
23#define __DEFAULT_FN_ATTRS256 \
24 __attribute__((__always_inline__, __nodebug__, __target__("avx10.2"), \
25 __min_vector_width__(256)))
26#define __DEFAULT_FN_ATTRS128 \
27 __attribute__((__always_inline__, __nodebug__, __target__("avx10.2"), \
28 __min_vector_width__(128)))
30#if defined(__cplusplus) && (__cplusplus >= 201103L)
31#define __DEFAULT_FN_ATTRS128_CONSTEXPR __DEFAULT_FN_ATTRS128 constexpr
32#define __DEFAULT_FN_ATTRS256_CONSTEXPR __DEFAULT_FN_ATTRS256 constexpr
34#define __DEFAULT_FN_ATTRS128_CONSTEXPR __DEFAULT_FN_ATTRS128
35#define __DEFAULT_FN_ATTRS256_CONSTEXPR __DEFAULT_FN_ATTRS256
51_mm256_castbf16_ps(__m256bh
__a) {
56_mm256_castbf16_pd(__m256bh
__a) {
65_mm_castbf16_si128(__m128bh
__a) {
70_mm256_castbf16_si256(__m256bh
__a) {
87_mm256_cvtsbh_bf16(__m256bh
__a) {
96_mm256_castpd_pbh(__m256d
__a) {
101_mm_castsi128_pbh(__m128i
__a) {
102 return (__m128bh)
__a;
106_mm256_castsi256_pbh(__m256i
__a) {
107 return (__m256bh)
__a;
111_mm256_castbf16256_pbh128(__m256bh
__a) {
112 return __builtin_shufflevector(
__a,
__a, 0, 1, 2, 3, 4, 5, 6, 7);
116_mm256_castbf16128_pbh256(__m128bh
__a) {
117 return __builtin_shufflevector(
__a,
__a, 0, 1, 2, 3, 4, 5, 6, 7, -1, -1, -1,
122_mm256_zextbf16128_pbh256(__m128bh
__a) {
123 return __builtin_shufflevector(
__a, (__v8bf)_mm_setzero_pbh(), 0, 1, 2, 3, 4,
124 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15);
128 return (__m256bh)__builtin_ia32_undef256();
132_mm_load_sbh(
void const *__dp) {
133 __m128bh src = (__v8bf)_mm_setzero_pbh();
134 return (__m128bh)__builtin_ia32_loadsbf16128_mask((
const __v8bf *)__dp, src,
139_mm_mask_load_sbh(__m128bh __W,
__mmask8 __U,
const void *__A) {
140 __m128bh src = (__v8bf)__builtin_shufflevector(
141 (__v8bf)__W, (__v8bf)_mm_setzero_pbh(), 0, 8, 8, 8, 8, 8, 8, 8);
143 return (__m128bh)__builtin_ia32_loadsbf16128_mask((
const __v8bf *)__A, src,
148_mm_maskz_load_sbh(
__mmask8 __U,
const void *__A) {
149 return (__m128bh)__builtin_ia32_loadsbf16128_mask(
150 (
const __v8bf *)__A, (__v8bf)_mm_setzero_pbh(), __U & 1);
154_mm256_load_pbh(
void const *
__p) {
155 return *(
const __m256bh *)
__p;
159 return *(
const __m128bh *)
__p;
163_mm256_loadu_pbh(
void const *
__p) {
167 return ((
const struct __loadu_pbh *)
__p)->__v;
171_mm_loadu_pbh(
void const *
__p) {
175 return ((
const struct __loadu_pbh *)
__p)->__v;
180 struct __mm_store_sbh_struct {
183 ((
struct __mm_store_sbh_struct *)__dp)->__u =
__a[0];
189 __builtin_ia32_storesbf16128_mask((__v8bf *)__W, __A, __U & 1);
194 *(__m256bh *)
__P = __A;
199 *(__m128bh *)
__P = __A;
204 struct __storeu_pbh {
207 ((
struct __storeu_pbh *)
__P)->
__v = __A;
212 struct __storeu_pbh {
215 ((
struct __storeu_pbh *)
__P)->
__v = __A;
225_mm_mask_move_sbh(__m128bh __W,
__mmask8 __U, __m128bh __A, __m128bh __B) {
226 return __builtin_ia32_selectsbf_128(__U, _mm_move_sbh(__A, __B), __W);
230_mm_maskz_move_sbh(
__mmask8 __U, __m128bh __A, __m128bh __B) {
231 return __builtin_ia32_selectsbf_128(__U, _mm_move_sbh(__A, __B),
236 return (__m128bh)__builtin_ia32_undef128();
240 return (__v8bf)__builtin_shufflevector(
241 (__v8bf){bf, bf, bf, bf, bf, bf, bf, bf}, (__v8bf)_mm_setzero_pbh(), 0, 8,
246 return (__m128bh)(__v8bf){bf, bf, bf, bf, bf, bf, bf, bf};
250 return (__m256bh)(__v16bf){bf, bf, bf, bf, bf, bf, bf, bf,
251 bf, bf, bf, bf, bf, bf, bf, bf};
255_mm_set_pbh(__bf16 bf1, __bf16 bf2, __bf16 bf3, __bf16 bf4, __bf16 bf5,
256 __bf16 bf6, __bf16 bf7, __bf16 bf8) {
257 return (__m128bh)(__v8bf){bf1, bf2, bf3, bf4, bf5, bf6, bf7, bf8};
261 __bf16 bf1, __bf16 bf2, __bf16 bf3, __bf16 bf4, __bf16 bf5, __bf16 bf6,
262 __bf16 bf7, __bf16 bf8, __bf16 bf9, __bf16 bf10, __bf16 bf11, __bf16 bf12,
263 __bf16 bf13, __bf16 bf14, __bf16 bf15, __bf16 bf16) {
264 return (__m256bh)(__v16bf){bf1, bf2, bf3, bf4, bf5, bf6, bf7, bf8,
265 bf9, bf10, bf11, bf12, bf13, bf14, bf15, bf16};
268#define _mm_setr_pbh(bf1, bf2, bf3, bf4, bf5, bf6, bf7, bf8) \
269 _mm_set_pbh((bf8), (bf7), (bf6), (bf5), (bf4), (bf3), (bf2), (bf1))
271#define _mm256_setr_pbh(bf1, bf2, bf3, bf4, bf5, bf6, bf7, bf8, bf9, bf10, \
272 bf11, bf12, bf13, bf14, bf15, bf16) \
273 _mm256_set_pbh((bf16), (bf15), (bf14), (bf13), (bf12), (bf11), (bf10), \
274 (bf9), (bf8), (bf7), (bf6), (bf5), (bf4), (bf3), (bf2), \
287_mm_mask_blend_pbh(
__mmask8 __U, __m128bh __A, __m128bh __W) {
288 return (__m128bh)__builtin_ia32_selectpbf_128((
__mmask8)__U, (__v8bf)__W,
293_mm256_mask_blend_pbh(
__mmask16 __U, __m256bh __A, __m256bh __W) {
294 return (__m256bh)__builtin_ia32_selectpbf_256((
__mmask16)__U, (__v16bf)__W,
299_mm_permutex2var_pbh(__m128bh __A, __m128i __I, __m128bh __B) {
300 return (__m128bh)__builtin_ia32_vpermi2varhi128((__v8hi)__A, (__v8hi)__I,
305_mm256_permutex2var_pbh(__m256bh __A, __m256i __I, __m256bh __B) {
306 return (__m256bh)__builtin_ia32_vpermi2varhi256((__v16hi)__A, (__v16hi)__I,
311_mm_permutexvar_pbh(__m128i __A, __m128bh __B) {
312 return (__m128bh)__builtin_ia32_permvarhi128((__v8hi)__B, (__v8hi)__A);
316_mm256_permutexvar_pbh(__m256i __A, __m256bh __B) {
317 return (__m256bh)__builtin_ia32_permvarhi256((__v16hi)__B, (__v16hi)__A);
322 return (__m256bh)((__v16bf)__A + (__v16bf)__B);
326_mm256_mask_add_pbh(__m256bh __W,
__mmask16 __U, __m256bh __A, __m256bh __B) {
327 return (__m256bh)__builtin_ia32_selectpbf_256(
328 (
__mmask16)__U, (__v16bf)_mm256_add_pbh(__A, __B), (__v16bf)__W);
332_mm256_maskz_add_pbh(
__mmask16 __U, __m256bh __A, __m256bh __B) {
333 return (__m256bh)__builtin_ia32_selectpbf_256(
334 (
__mmask16)__U, (__v16bf)_mm256_add_pbh(__A, __B),
335 (__v16bf)_mm256_setzero_pbh());
340 return (__m128bh)((__v8bf)__A + (__v8bf)__B);
344_mm_mask_add_pbh(__m128bh __W,
__mmask8 __U, __m128bh __A, __m128bh __B) {
345 return (__m128bh)__builtin_ia32_selectpbf_128(
346 (
__mmask8)__U, (__v8bf)_mm_add_pbh(__A, __B), (__v8bf)__W);
350_mm_maskz_add_pbh(
__mmask8 __U, __m128bh __A, __m128bh __B) {
351 return (__m128bh)__builtin_ia32_selectpbf_128(
352 (
__mmask8)__U, (__v8bf)_mm_add_pbh(__A, __B), (__v8bf)_mm_setzero_pbh());
357 return (__m256bh)((__v16bf)__A - (__v16bf)__B);
361_mm256_mask_sub_pbh(__m256bh __W,
__mmask16 __U, __m256bh __A, __m256bh __B) {
362 return (__m256bh)__builtin_ia32_selectpbf_256(
363 (
__mmask16)__U, (__v16bf)_mm256_sub_pbh(__A, __B), (__v16bf)__W);
367_mm256_maskz_sub_pbh(
__mmask16 __U, __m256bh __A, __m256bh __B) {
368 return (__m256bh)__builtin_ia32_selectpbf_256(
369 (
__mmask16)__U, (__v16bf)_mm256_sub_pbh(__A, __B),
370 (__v16bf)_mm256_setzero_pbh());
375 return (__m128bh)((__v8bf)__A - (__v8bf)__B);
379_mm_mask_sub_pbh(__m128bh __W,
__mmask8 __U, __m128bh __A, __m128bh __B) {
380 return (__m128bh)__builtin_ia32_selectpbf_128(
381 (
__mmask8)__U, (__v8bf)_mm_sub_pbh(__A, __B), (__v8bf)__W);
385_mm_maskz_sub_pbh(
__mmask8 __U, __m128bh __A, __m128bh __B) {
386 return (__m128bh)__builtin_ia32_selectpbf_128(
387 (
__mmask8)__U, (__v8bf)_mm_sub_pbh(__A, __B), (__v8bf)_mm_setzero_pbh());
392 return (__m256bh)((__v16bf)__A * (__v16bf)__B);
396_mm256_mask_mul_pbh(__m256bh __W,
__mmask16 __U, __m256bh __A, __m256bh __B) {
397 return (__m256bh)__builtin_ia32_selectpbf_256(
398 (
__mmask16)__U, (__v16bf)_mm256_mul_pbh(__A, __B), (__v16bf)__W);
402_mm256_maskz_mul_pbh(
__mmask16 __U, __m256bh __A, __m256bh __B) {
403 return (__m256bh)__builtin_ia32_selectpbf_256(
404 (
__mmask16)__U, (__v16bf)_mm256_mul_pbh(__A, __B),
405 (__v16bf)_mm256_setzero_pbh());
410 return (__m128bh)((__v8bf)__A * (__v8bf)__B);
414_mm_mask_mul_pbh(__m128bh __W,
__mmask8 __U, __m128bh __A, __m128bh __B) {
415 return (__m128bh)__builtin_ia32_selectpbf_128(
416 (
__mmask8)__U, (__v8bf)_mm_mul_pbh(__A, __B), (__v8bf)__W);
420_mm_maskz_mul_pbh(
__mmask8 __U, __m128bh __A, __m128bh __B) {
421 return (__m128bh)__builtin_ia32_selectpbf_128(
422 (
__mmask8)__U, (__v8bf)_mm_mul_pbh(__A, __B), (__v8bf)_mm_setzero_pbh());
427 return (__m256bh)((__v16bf)__A / (__v16bf)__B);
431_mm256_mask_div_pbh(__m256bh __W,
__mmask16 __U, __m256bh __A, __m256bh __B) {
432 return (__m256bh)__builtin_ia32_selectpbf_256(
433 (
__mmask16)__U, (__v16bf)_mm256_div_pbh(__A, __B), (__v16bf)__W);
437_mm256_maskz_div_pbh(
__mmask16 __U, __m256bh __A, __m256bh __B) {
438 return (__m256bh)__builtin_ia32_selectpbf_256(
439 (
__mmask16)__U, (__v16bf)_mm256_div_pbh(__A, __B),
440 (__v16bf)_mm256_setzero_pbh());
445 return (__m128bh)((__v8bf)__A / (__v8bf)__B);
449_mm_mask_div_pbh(__m128bh __W,
__mmask8 __U, __m128bh __A, __m128bh __B) {
450 return (__m128bh)__builtin_ia32_selectpbf_128(
451 (
__mmask8)__U, (__v8bf)_mm_div_pbh(__A, __B), (__v8bf)__W);
455_mm_maskz_div_pbh(
__mmask8 __U, __m128bh __A, __m128bh __B) {
456 return (__m128bh)__builtin_ia32_selectpbf_128(
457 (
__mmask8)__U, (__v8bf)_mm_div_pbh(__A, __B), (__v8bf)_mm_setzero_pbh());
462 return (__m256bh)__builtin_ia32_vmaxbf16256((__v16bf)__A, (__v16bf)__B);
466_mm256_mask_max_pbh(__m256bh __W,
__mmask16 __U, __m256bh __A, __m256bh __B) {
467 return (__m256bh)__builtin_ia32_selectpbf_256(
468 (
__mmask16)__U, (__v16bf)_mm256_max_pbh(__A, __B), (__v16bf)__W);
472_mm256_maskz_max_pbh(
__mmask16 __U, __m256bh __A, __m256bh __B) {
473 return (__m256bh)__builtin_ia32_selectpbf_256(
474 (
__mmask16)__U, (__v16bf)_mm256_max_pbh(__A, __B),
475 (__v16bf)_mm256_setzero_pbh());
480 return (__m128bh)__builtin_ia32_vmaxbf16128((__v8bf)__A, (__v8bf)__B);
484_mm_mask_max_pbh(__m128bh __W,
__mmask8 __U, __m128bh __A, __m128bh __B) {
485 return (__m128bh)__builtin_ia32_selectpbf_128(
486 (
__mmask8)__U, (__v8bf)_mm_max_pbh(__A, __B), (__v8bf)__W);
490_mm_maskz_max_pbh(
__mmask8 __U, __m128bh __A, __m128bh __B) {
491 return (__m128bh)__builtin_ia32_selectpbf_128(
492 (
__mmask8)__U, (__v8bf)_mm_max_pbh(__A, __B), (__v8bf)_mm_setzero_pbh());
497 return (__m256bh)__builtin_ia32_vminbf16256((__v16bf)__A, (__v16bf)__B);
501_mm256_mask_min_pbh(__m256bh __W,
__mmask16 __U, __m256bh __A, __m256bh __B) {
502 return (__m256bh)__builtin_ia32_selectpbf_256(
503 (
__mmask16)__U, (__v16bf)_mm256_min_pbh(__A, __B), (__v16bf)__W);
507_mm256_maskz_min_pbh(
__mmask16 __U, __m256bh __A, __m256bh __B) {
508 return (__m256bh)__builtin_ia32_selectpbf_256(
509 (
__mmask16)__U, (__v16bf)_mm256_min_pbh(__A, __B),
510 (__v16bf)_mm256_setzero_pbh());
515 return (__m128bh)__builtin_ia32_vminbf16128((__v8bf)__A, (__v8bf)__B);
519_mm_mask_min_pbh(__m128bh __W,
__mmask8 __U, __m128bh __A, __m128bh __B) {
520 return (__m128bh)__builtin_ia32_selectpbf_128(
521 (
__mmask8)__U, (__v8bf)_mm_min_pbh(__A, __B), (__v8bf)__W);
525_mm_maskz_min_pbh(
__mmask8 __U, __m128bh __A, __m128bh __B) {
526 return (__m128bh)__builtin_ia32_selectpbf_128(
527 (
__mmask8)__U, (__v8bf)_mm_min_pbh(__A, __B), (__v8bf)_mm_setzero_pbh());
532 return __builtin_ia32_vcomisbf16eq((__v8bf)__A, (__v8bf)__B);
537 return __builtin_ia32_vcomisbf16lt((__v8bf)__A, (__v8bf)__B);
542 return __builtin_ia32_vcomisbf16le((__v8bf)__A, (__v8bf)__B);
547 return __builtin_ia32_vcomisbf16gt((__v8bf)__A, (__v8bf)__B);
552 return __builtin_ia32_vcomisbf16ge((__v8bf)__A, (__v8bf)__B);
557 return __builtin_ia32_vcomisbf16neq((__v8bf)__A, (__v8bf)__B);
560#define _mm256_cmp_pbh_mask(__A, __B, __P) \
561 ((__mmask16)__builtin_ia32_vcmpbf16256_mask((__v16bf)(__m256bh)(__A), \
562 (__v16bf)(__m256bh)(__B), \
563 (int)(__P), (__mmask16) - 1))
565#define _mm256_mask_cmp_pbh_mask(__U, __A, __B, __P) \
566 ((__mmask16)__builtin_ia32_vcmpbf16256_mask((__v16bf)(__m256bh)(__A), \
567 (__v16bf)(__m256bh)(__B), \
568 (int)(__P), (__mmask16)(__U)))
570#define _mm_cmp_pbh_mask(__A, __B, __P) \
571 ((__mmask8)__builtin_ia32_vcmpbf16128_mask((__v8bf)(__m128bh)(__A), \
572 (__v8bf)(__m128bh)(__B), \
573 (int)(__P), (__mmask8) - 1))
575#define _mm_mask_cmp_pbh_mask(__U, __A, __B, __P) \
576 ((__mmask8)__builtin_ia32_vcmpbf16128_mask((__v8bf)(__m128bh)(__A), \
577 (__v8bf)(__m128bh)(__B), \
578 (int)(__P), (__mmask8)(__U)))
580#define _mm256_mask_fpclass_pbh_mask(__U, __A, imm) \
581 ((__mmask16)__builtin_ia32_vfpclassbf16256_mask( \
582 (__v16bf)(__m256bh)(__A), (int)(imm), (__mmask16)(__U)))
584#define _mm256_fpclass_pbh_mask(__A, imm) \
585 ((__mmask16)__builtin_ia32_vfpclassbf16256_mask( \
586 (__v16bf)(__m256bh)(__A), (int)(imm), (__mmask16) - 1))
588#define _mm_mask_fpclass_pbh_mask(__U, __A, imm) \
589 ((__mmask8)__builtin_ia32_vfpclassbf16128_mask((__v8bf)(__m128bh)(__A), \
590 (int)(imm), (__mmask8)(__U)))
592#define _mm_fpclass_pbh_mask(__A, imm) \
593 ((__mmask8)__builtin_ia32_vfpclassbf16128_mask((__v8bf)(__m128bh)(__A), \
594 (int)(imm), (__mmask8) - 1))
597_mm256_scalef_pbh(__m256bh __A, __m256bh __B) {
598 return (__m256bh)__builtin_ia32_vscalefbf16256_mask(
599 (__v16bf)__A, (__v16bf)__B, (__v16bf)_mm256_undefined_pbh(),
604 __m256bh __W,
__mmask16 __U, __m256bh __A, __m256bh __B) {
605 return (__m256bh)__builtin_ia32_vscalefbf16256_mask(
606 (__v16bf)__A, (__v16bf)__B, (__v16bf)__W, (
__mmask16)__U);
610_mm256_maskz_scalef_pbh(
__mmask16 __U, __m256bh __A, __m256bh __B) {
611 return (__m256bh)__builtin_ia32_vscalefbf16256_mask(
612 (__v16bf)__A, (__v16bf)__B, (__v16bf)_mm256_setzero_pbh(),
618 return (__m128bh)__builtin_ia32_vscalefbf16128_mask(
619 (__v8bf)__A, (__v8bf)__B, (__v8bf)_mm_undefined_pbh(), (
__mmask8)-1);
623_mm_mask_scalef_pbh(__m128bh __W,
__mmask8 __U, __m128bh __A, __m128bh __B) {
624 return (__m128bh)__builtin_ia32_vscalefbf16128_mask(
625 (__v8bf)__A, (__v8bf)__B, (__v8bf)__W, (
__mmask8)__U);
629_mm_maskz_scalef_pbh(
__mmask8 __U, __m128bh __A, __m128bh __B) {
630 return (__m128bh)__builtin_ia32_vscalefbf16128_mask(
631 (__v8bf)__A, (__v8bf)__B, (__v8bf)_mm_setzero_pbh(), (
__mmask8)__U);
635 return (__m256bh)__builtin_ia32_vrcpbf16256_mask(
636 (__v16bf)__A, (__v16bf)_mm256_undefined_pbh(), (
__mmask16)-1);
640_mm256_mask_rcp_pbh(__m256bh __W,
__mmask16 __U, __m256bh __A) {
641 return (__m256bh)__builtin_ia32_vrcpbf16256_mask((__v16bf)__A, (__v16bf)__W,
646_mm256_maskz_rcp_pbh(
__mmask16 __U, __m256bh __A) {
647 return (__m256bh)__builtin_ia32_vrcpbf16256_mask(
648 (__v16bf)__A, (__v16bf)_mm256_setzero_pbh(), (
__mmask16)__U);
652 return (__m128bh)__builtin_ia32_vrcpbf16128_mask(
653 (__v8bf)__A, (__v8bf)_mm_undefined_pbh(), (
__mmask8)-1);
657_mm_mask_rcp_pbh(__m128bh __W,
__mmask8 __U, __m128bh __A) {
658 return (__m128bh)__builtin_ia32_vrcpbf16128_mask((__v8bf)__A, (__v8bf)__W,
663_mm_maskz_rcp_pbh(
__mmask8 __U, __m128bh __A) {
664 return (__m128bh)__builtin_ia32_vrcpbf16128_mask(
665 (__v8bf)__A, (__v8bf)_mm_setzero_pbh(), (
__mmask8)__U);
669_mm256_getexp_pbh(__m256bh __A) {
670 return (__m256bh)__builtin_ia32_vgetexpbf16256_mask(
671 (__v16bf)__A, (__v16bf)_mm256_undefined_pbh(), (
__mmask16)-1);
675_mm256_mask_getexp_pbh(__m256bh __W,
__mmask16 __U, __m256bh __A) {
676 return (__m256bh)__builtin_ia32_vgetexpbf16256_mask(
677 (__v16bf)__A, (__v16bf)__W, (
__mmask16)__U);
681_mm256_maskz_getexp_pbh(
__mmask16 __U, __m256bh __A) {
682 return (__m256bh)__builtin_ia32_vgetexpbf16256_mask(
683 (__v16bf)__A, (__v16bf)_mm256_setzero_pbh(), (
__mmask16)__U);
687 return (__m128bh)__builtin_ia32_vgetexpbf16128_mask(
688 (__v8bf)__A, (__v8bf)_mm_undefined_pbh(), (
__mmask8)-1);
692_mm_mask_getexp_pbh(__m128bh __W,
__mmask8 __U, __m128bh __A) {
693 return (__m128bh)__builtin_ia32_vgetexpbf16128_mask((__v8bf)__A, (__v8bf)__W,
698_mm_maskz_getexp_pbh(
__mmask8 __U, __m128bh __A) {
699 return (__m128bh)__builtin_ia32_vgetexpbf16128_mask(
700 (__v8bf)__A, (__v8bf)_mm_setzero_pbh(), (
__mmask8)__U);
704_mm256_rsqrt_pbh(__m256bh __A) {
705 return (__m256bh)__builtin_ia32_vrsqrtbf16256_mask(
706 (__v16bf)__A, (__v16bf)_mm256_undefined_pbh(), (
__mmask16)-1);
710_mm256_mask_rsqrt_pbh(__m256bh __W,
__mmask16 __U, __m256bh __A) {
711 return (__m256bh)__builtin_ia32_vrsqrtbf16256_mask((__v16bf)__A, (__v16bf)__W,
716_mm256_maskz_rsqrt_pbh(
__mmask16 __U, __m256bh __A) {
717 return (__m256bh)__builtin_ia32_vrsqrtbf16256_mask(
718 (__v16bf)__A, (__v16bf)_mm256_setzero_pbh(), (
__mmask16)__U);
722 return (__m128bh)__builtin_ia32_vrsqrtbf16128_mask(
723 (__v8bf)__A, (__v8bf)_mm_undefined_pbh(), (
__mmask8)-1);
727_mm_mask_rsqrt_pbh(__m128bh __W,
__mmask8 __U, __m128bh __A) {
728 return (__m128bh)__builtin_ia32_vrsqrtbf16128_mask((__v8bf)__A, (__v8bf)__W,
733_mm_maskz_rsqrt_pbh(
__mmask8 __U, __m128bh __A) {
734 return (__m128bh)__builtin_ia32_vrsqrtbf16128_mask(
735 (__v8bf)__A, (__v8bf)_mm_setzero_pbh(), (
__mmask8)__U);
738#define _mm256_reduce_pbh(__A, imm) \
739 ((__m256bh)__builtin_ia32_vreducebf16256_mask( \
740 (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)_mm256_undefined_pbh(), \
743#define _mm256_mask_reduce_pbh(__W, __U, __A, imm) \
744 ((__m256bh)__builtin_ia32_vreducebf16256_mask( \
745 (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)(__m256bh)(__W), \
748#define _mm256_maskz_reduce_pbh(__U, __A, imm) \
749 ((__m256bh)__builtin_ia32_vreducebf16256_mask( \
750 (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)_mm256_setzero_pbh(), \
753#define _mm_reduce_pbh(__A, imm) \
754 ((__m128bh)__builtin_ia32_vreducebf16128_mask( \
755 (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)_mm_undefined_pbh(), \
758#define _mm_mask_reduce_pbh(__W, __U, __A, imm) \
759 ((__m128bh)__builtin_ia32_vreducebf16128_mask( \
760 (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)(__m128bh)(__W), \
763#define _mm_maskz_reduce_pbh(__U, __A, imm) \
764 ((__m128bh)__builtin_ia32_vreducebf16128_mask( \
765 (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)_mm_setzero_pbh(), \
768#define _mm256_roundscale_pbh(__A, imm) \
769 ((__m256bh)__builtin_ia32_vrndscalebf16_256_mask( \
770 (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)_mm256_setzero_pbh(), \
773#define _mm256_mask_roundscale_pbh(__W, __U, __A, imm) \
774 ((__m256bh)__builtin_ia32_vrndscalebf16_256_mask( \
775 (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)(__m256bh)(__W), \
778#define _mm256_maskz_roundscale_pbh(__U, __A, imm) \
779 ((__m256bh)__builtin_ia32_vrndscalebf16_256_mask( \
780 (__v16bf)(__m256bh)(__A), (int)(imm), (__v16bf)_mm256_setzero_pbh(), \
783#define _mm_roundscale_pbh(__A, imm) \
784 ((__m128bh)__builtin_ia32_vrndscalebf16_128_mask( \
785 (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)_mm_setzero_pbh(), \
788#define _mm_mask_roundscale_pbh(__W, __U, __A, imm) \
789 ((__m128bh)__builtin_ia32_vrndscalebf16_128_mask( \
790 (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)(__m128bh)(__W), \
793#define _mm_maskz_roundscale_pbh(__U, __A, imm) \
794 ((__m128bh)__builtin_ia32_vrndscalebf16_128_mask( \
795 (__v8bf)(__m128bh)(__A), (int)(imm), (__v8bf)_mm_setzero_pbh(), \
798#define _mm256_getmant_pbh(__A, __B, __C) \
799 ((__m256bh)__builtin_ia32_vgetmantbf16256_mask( \
800 (__v16bf)(__m256bh)(__A), (int)(((__C) << 2) | (__B)), \
801 (__v16bf)_mm256_undefined_pbh(), (__mmask16) - 1))
803#define _mm256_mask_getmant_pbh(__W, __U, __A, __B, __C) \
804 ((__m256bh)__builtin_ia32_vgetmantbf16256_mask( \
805 (__v16bf)(__m256bh)(__A), (int)(((__C) << 2) | (__B)), \
806 (__v16bf)(__m256bh)(__W), (__mmask16)(__U)))
808#define _mm256_maskz_getmant_pbh(__U, __A, __B, __C) \
809 ((__m256bh)__builtin_ia32_vgetmantbf16256_mask( \
810 (__v16bf)(__m256bh)(__A), (int)(((__C) << 2) | (__B)), \
811 (__v16bf)_mm256_setzero_pbh(), (__mmask16)(__U)))
813#define _mm_getmant_pbh(__A, __B, __C) \
814 ((__m128bh)__builtin_ia32_vgetmantbf16128_mask( \
815 (__v8bf)(__m128bh)(__A), (int)(((__C) << 2) | (__B)), \
816 (__v8bf)_mm_undefined_pbh(), (__mmask8) - 1))
818#define _mm_mask_getmant_pbh(__W, __U, __A, __B, __C) \
819 ((__m128bh)__builtin_ia32_vgetmantbf16128_mask( \
820 (__v8bf)(__m128bh)(__A), (int)(((__C) << 2) | (__B)), \
821 (__v8bf)(__m128bh)(__W), (__mmask8)(__U)))
823#define _mm_maskz_getmant_pbh(__U, __A, __B, __C) \
824 ((__m128bh)__builtin_ia32_vgetmantbf16128_mask( \
825 (__v8bf)(__m128bh)(__A), (int)(((__C) << 2) | (__B)), \
826 (__v8bf)_mm_setzero_pbh(), (__mmask8)(__U)))
829 return (__m256bh)__builtin_ia32_vsqrtbf16256((__v16bf)__A);
833_mm256_mask_sqrt_pbh(__m256bh __W,
__mmask16 __U, __m256bh __A) {
834 return (__m256bh)__builtin_ia32_selectpbf_256(
835 (
__mmask16)__U, (__v16bf)_mm256_sqrt_pbh(__A), (__v16bf)__W);
839_mm256_maskz_sqrt_pbh(
__mmask16 __U, __m256bh __A) {
840 return (__m256bh)__builtin_ia32_selectpbf_256((
__mmask16)__U,
841 (__v16bf)_mm256_sqrt_pbh(__A),
842 (__v16bf)_mm256_setzero_pbh());
846 return (__m128bh)__builtin_ia32_vsqrtbf16((__v8bf)__A);
850_mm_mask_sqrt_pbh(__m128bh __W,
__mmask8 __U, __m128bh __A) {
851 return (__m128bh)__builtin_ia32_selectpbf_128(
852 (
__mmask8)__U, (__v8bf)_mm_sqrt_pbh(__A), (__v8bf)__W);
856_mm_maskz_sqrt_pbh(
__mmask8 __U, __m128bh __A) {
857 return (__m128bh)__builtin_ia32_selectpbf_128(
858 (
__mmask8)__U, (__v8bf)_mm_sqrt_pbh(__A), (__v8bf)_mm_setzero_pbh());
862_mm256_fmadd_pbh(__m256bh __A, __m256bh __B, __m256bh __C) {
863 return (__m256bh)__builtin_elementwise_fma((__v16bf)__A, (__v16bf)__B,
868_mm256_mask_fmadd_pbh(__m256bh __A,
__mmask16 __U, __m256bh __B, __m256bh __C) {
869 return (__m256bh)__builtin_ia32_selectpbf_256(
871 _mm256_fmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__A);
875 __m256bh __A, __m256bh __B, __m256bh __C,
__mmask16 __U) {
876 return (__m256bh)__builtin_ia32_selectpbf_256(
878 _mm256_fmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__C);
882 __mmask16 __U, __m256bh __A, __m256bh __B, __m256bh __C) {
883 return (__m256bh)__builtin_ia32_selectpbf_256(
885 _mm256_fmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C),
886 (__v16bf)_mm256_setzero_pbh());
890_mm256_fmsub_pbh(__m256bh __A, __m256bh __B, __m256bh __C) {
891 return (__m256bh)__builtin_elementwise_fma((__v16bf)__A, (__v16bf)__B,
896_mm256_mask_fmsub_pbh(__m256bh __A,
__mmask16 __U, __m256bh __B, __m256bh __C) {
897 return (__m256bh)__builtin_ia32_selectpbf_256(
899 _mm256_fmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__A);
903 __m256bh __A, __m256bh __B, __m256bh __C,
__mmask16 __U) {
904 return (__m256bh)__builtin_ia32_selectpbf_256(
906 _mm256_fmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C), (__v16bf)__C);
910 __mmask16 __U, __m256bh __A, __m256bh __B, __m256bh __C) {
911 return (__m256bh)__builtin_ia32_selectpbf_256(
913 _mm256_fmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C),
914 (__v16bf)_mm256_setzero_pbh());
918_mm256_fnmadd_pbh(__m256bh __A, __m256bh __B, __m256bh __C) {
919 return (__m256bh)__builtin_elementwise_fma((__v16bf)__A, -(__v16bf)__B,
924 __m256bh __A,
__mmask16 __U, __m256bh __B, __m256bh __C) {
925 return (__m256bh)__builtin_ia32_selectpbf_256(
927 _mm256_fnmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C),
932 __m256bh __A, __m256bh __B, __m256bh __C,
__mmask16 __U) {
933 return (__m256bh)__builtin_ia32_selectpbf_256(
935 _mm256_fnmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C),
940 __mmask16 __U, __m256bh __A, __m256bh __B, __m256bh __C) {
941 return (__m256bh)__builtin_ia32_selectpbf_256(
943 _mm256_fnmadd_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C),
944 (__v16bf)_mm256_setzero_pbh());
948_mm256_fnmsub_pbh(__m256bh __A, __m256bh __B, __m256bh __C) {
949 return (__m256bh)__builtin_elementwise_fma((__v16bf)__A, -(__v16bf)__B,
954 __m256bh __A,
__mmask16 __U, __m256bh __B, __m256bh __C) {
955 return (__m256bh)__builtin_ia32_selectpbf_256(
957 _mm256_fnmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C),
962 __m256bh __A, __m256bh __B, __m256bh __C,
__mmask16 __U) {
963 return (__m256bh)__builtin_ia32_selectpbf_256(
965 _mm256_fnmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C),
970 __mmask16 __U, __m256bh __A, __m256bh __B, __m256bh __C) {
971 return (__m256bh)__builtin_ia32_selectpbf_256(
973 _mm256_fnmsub_pbh((__v16bf)__A, (__v16bf)__B, (__v16bf)__C),
974 (__v16bf)_mm256_setzero_pbh());
980 return (__m128bh)__builtin_elementwise_fma((__v8bf)__A, (__v8bf)__B,
985_mm_mask_fmadd_pbh(__m128bh __A,
__mmask8 __U, __m128bh __B, __m128bh __C) {
986 return (__m128bh)__builtin_ia32_selectpbf_128(
987 (
__mmask8)__U, _mm_fmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
992_mm_mask3_fmadd_pbh(__m128bh __A, __m128bh __B, __m128bh __C,
__mmask8 __U) {
993 return (__m128bh)__builtin_ia32_selectpbf_128(
994 (
__mmask8)__U, _mm_fmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
999_mm_maskz_fmadd_pbh(
__mmask8 __U, __m128bh __A, __m128bh __B, __m128bh __C) {
1000 return (__m128bh)__builtin_ia32_selectpbf_128(
1001 (
__mmask8)__U, _mm_fmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
1002 (__v8bf)_mm_setzero_pbh());
1008 return (__m128bh)__builtin_elementwise_fma((__v8bf)__A, (__v8bf)__B,
1013_mm_mask_fmsub_pbh(__m128bh __A,
__mmask8 __U, __m128bh __B, __m128bh __C) {
1014 return (__m128bh)__builtin_ia32_selectpbf_128(
1015 (
__mmask8)__U, _mm_fmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
1020_mm_mask3_fmsub_pbh(__m128bh __A, __m128bh __B, __m128bh __C,
__mmask8 __U) {
1021 return (__m128bh)__builtin_ia32_selectpbf_128(
1022 (
__mmask8)__U, _mm_fmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
1027_mm_maskz_fmsub_pbh(
__mmask8 __U, __m128bh __A, __m128bh __B, __m128bh __C) {
1028 return (__m128bh)__builtin_ia32_selectpbf_128(
1029 (
__mmask8)__U, _mm_fmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
1030 (__v8bf)_mm_setzero_pbh());
1036 return (__m128bh)__builtin_elementwise_fma((__v8bf)__A, -(__v8bf)__B,
1041_mm_mask_fnmadd_pbh(__m128bh __A,
__mmask8 __U, __m128bh __B, __m128bh __C) {
1042 return (__m128bh)__builtin_ia32_selectpbf_128(
1043 (
__mmask8)__U, _mm_fnmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
1048_mm_mask3_fnmadd_pbh(__m128bh __A, __m128bh __B, __m128bh __C,
__mmask8 __U) {
1049 return (__m128bh)__builtin_ia32_selectpbf_128(
1050 (
__mmask8)__U, _mm_fnmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
1055_mm_maskz_fnmadd_pbh(
__mmask8 __U, __m128bh __A, __m128bh __B, __m128bh __C) {
1056 return (__m128bh)__builtin_ia32_selectpbf_128(
1057 (
__mmask8)__U, _mm_fnmadd_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
1058 (__v8bf)_mm_setzero_pbh());
1064 return (__m128bh)__builtin_elementwise_fma((__v8bf)__A, -(__v8bf)__B,
1069_mm_mask_fnmsub_pbh(__m128bh __A,
__mmask8 __U, __m128bh __B, __m128bh __C) {
1070 return (__m128bh)__builtin_ia32_selectpbf_128(
1071 (
__mmask8)__U, _mm_fnmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
1076_mm_mask3_fnmsub_pbh(__m128bh __A, __m128bh __B, __m128bh __C,
__mmask8 __U) {
1077 return (__m128bh)__builtin_ia32_selectpbf_128(
1078 (
__mmask8)__U, _mm_fnmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
1083_mm_maskz_fnmsub_pbh(
__mmask8 __U, __m128bh __A, __m128bh __B, __m128bh __C) {
1084 return (__m128bh)__builtin_ia32_selectpbf_128(
1085 (
__mmask8)__U, _mm_fnmsub_pbh((__v8bf)__A, (__v8bf)__B, (__v8bf)__C),
1086 (__v8bf)_mm_setzero_pbh());
1089#undef __DEFAULT_FN_ATTRS128
1090#undef __DEFAULT_FN_ATTRS256
1091#undef __DEFAULT_FN_ATTRS128_CONSTEXPR
1092#undef __DEFAULT_FN_ATTRS256_CONSTEXPR
_Float16 __2f16 __attribute__((ext_vector_type(2)))
Zeroes the upper 128 bits (bits 255:128) of all YMM registers.
static __inline__ vector float vector float __b
static __inline__ uint32_t volatile uint32_t * __p
#define __DEFAULT_FN_ATTRS128
#define __DEFAULT_FN_ATTRS256
#define __DEFAULT_FN_ATTRS128_CONSTEXPR
#define __DEFAULT_FN_ATTRS256_CONSTEXPR
static __inline__ __m256i __DEFAULT_FN_ATTRS256_CONSTEXPR _mm256_and_epi32(__m256i __a, __m256i __b)
static __inline__ __m128i __DEFAULT_FN_ATTRS128_CONSTEXPR _mm_and_epi32(__m128i __a, __m128i __b)
static __inline __m256 __DEFAULT_FN_ATTRS_CONSTEXPR _mm256_setzero_ps(void)
Constructs a 256-bit floating-point vector of [8 x float] with all vector elements initialized to zer...
static __inline __m256i __DEFAULT_FN_ATTRS_CONSTEXPR _mm256_set1_epi32(int __i)
Constructs a 256-bit integer vector of [8 x i32], with each of the 32-bit integral vector elements se...
static __inline__ void int __a
static __inline__ __m128i __DEFAULT_FN_ATTRS_CONSTEXPR _mm_set1_epi32(int __i)
Initializes all values in a 128-bit vector of [4 x i32] with the specified 32-bit value.
__inline unsigned int unsigned int unsigned int * __P
static __inline__ __m128 __DEFAULT_FN_ATTRS_CONSTEXPR _mm_setzero_ps(void)
Constructs a 128-bit floating-point vector of [4 x float] initialized to zero.